


ECE 207 – FIRST ORDER RC CIRCUITS – INVESTIGATION 15 PULSE TRAIN RESPONSES

FALL 2000

A.P. FELZER


To do "well" on this investigation you must not only get the right answers but must also do neat, complete and concise writeups that make obvious what each problem is, how you're solving the problem and what your answer is. You also need to include drawings of all circuits as well as appropriate graphs and tables.

From the last investigation we know how to find the pulse responses of first order RC circuits. The objective of this investigation is to see how such circuits respond to pulse trains - periodic signals of pulses (for $t > 0$) as follows



Pulse trains are of particular interest since they are what we see in digital circuits all the time.

1. We say that the following pulse train



is periodic (for $t > 0$) with period T because it satisfies


$$v_s(t) = v_s(t + T)$$

- a. Describe in your own words what it means for a signal to be periodic of period T
- b. Verify that $v_s(t) = v_s(t + T)$ for the above pulse train at $t = 0.5$ msec and at $t = 1.2$ msec if $T = 2$ msec. Put your results in a Table.
- c. What is the period of the following pulse train



- d. Draw a pulse train of period $T = 5$ msec


2. Given the following circuit




$$x' + 100x = f_1(t) + f_2(t)$$

is $x_f(t) = x_{f1}(t) + x_{f2}(t)$. Do this by substituting $x_f(t)$ into the left hand side of the differential equation and showing that it equals $f_1(t) + f_2(t)$. **Memorize** this result forever.


5. The objective of this problem is to sketch the response of the following first order RC circuit




to the pulse train



equal to the sum of the following constant



and squarewave



- Sketch the forced response to the constant
 - Sketch the forced response to the squarewave if $T = 4$
 - Now make use of the superposition of forced responses to sketch the response to the pulse train.
 - How would a decrease in τ affect the forced response
6. Of particular interest in digital circuits is how fast the frequency of the pulse train can be and the logic gate still have time to make it up to v_{th} and down to v_{tl} during each cycle. This is often done by first calculating the time t_{pu} it takes the gate to pull-up from 0 volts to v_{th} volts and then time t_{pd} it takes the gate to pull-down from 5 volts to v_{tl} volts and see which takes longer. The maximum frequency is then the *smaller* of

$$f = \frac{1}{2t_{pu}} \quad \text{and} \quad f = \frac{1}{2t_{pd}}$$

- a. What's the highest frequency a CMOS inverter can operate if $R_n = 1\text{K}$, $C_n = 5\text{ fF}$, $R_p = 1.5\text{K}$ and $C_p = 10\text{ fF}$ if $v_{dl} = 1\text{ volt}$ and $v_{th} = 4\text{ volts}$
- b. Would you buy CMOS inverters with large or small R's and C's. Why